279 of 286
265 Interrupt Input Pins ZX Models INT0 INT1 INT2 INT3 INT4 INT5 INT6 INT7 AIN0 AIN1 ZX-24, ZX-24a, ZX-24p, ZX-24n 6 11 18 - - - - - 18 - ZX-40, ZX-40a, ZX-40p, ZX-40n 16 17 3 - - - - - 3 4 ZX-44, ZX-44a, ZX-44p, ZX-44n 11 12 42 - - - - - 42 43 ZX-24e, ZX-24ae, ZX-24pe, ZX-24ne 18 17 26 - - - - - 26 25 ZX-1281, ZX-1281n 25 26 - - 6 7 8 9 4 5 ZX-1280, ZX-1280n 43 44 45 46 6 7 8 9 4 5 ZX-128e, ZX-128ne, ZX-1281e, ZX-1281ne 12 11 10 9 16 15 14 13 18 17 In the Interrupt Input Pin table above, the columns for INT2 and INT3 indicate that these interrupts are not available for the ZX-1281. That is because the corresponding I/O pins are used for serial channel Com1. For the ZX-1280, ZX-128e and ZX-1281e, INT2 and INT 3 will not be available if serial channel Com2 is in use. Also, INT0 and INT1 are not available on mega128, mega1281and mega1280-based devices when I2C channel 0 is in use since the same pins are used for the SCL and SDA signals. For native code devices, the following table lists the ISRs that may be included in your program if it invokes WaitForInterrupt(). The compiler will attempt to include only those ISRs that are required based on what it can determine from analysis of the various invocations. If the compiler is unable to determine which specific ISR is require, all those listed will be included. ISRs Required Underlying CPU Int Type ISR Name mega644P External Interrupt Analog Comparator Pin Change Int. INT0, INT1, INT2 Analog_Comp PCINT0, PCINT1, PCINT2, PCINT3 mega128 External Interrupt Analog Comparator INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7 Analog_Comp mega1281 External Interrupt Analog Comparator Pin Change Int. INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7 Analog_Comp PCINT0, PCINT1, PCINT2 mega1280 External Interrupt Analog Comparator Pin Change Int. INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7 Analog_Comp PCINT0, PCINT1, PCINT2 Compatibility The second parameter is not supported in BasicX compatibility mode. The built-in constant zxPinChange is not available in BasicX. It is not known if the capability is supported or not.